# Extending RCU for Realtime and Embedded Workloads

Paul E. McKenney, IBM LTC Dipankar Sarma, IBM ISL Ingo Molnar, Red Hat Suparna Bhattacharya, IBM ISL

2006 Ottawa Linux Symposium

July 21, 2006 (revised July 31, 2006)

#### **Overview**


- Introduction to RCU
- Realtime response and Classic RCU
- Lower-overhead realtime read-side primitives
- More scalable grace-period detection
- Better balance of throughput and latency for RCU callback invocation
- Lower per-structure memory overhead
- Priority boosting of RCU read-side critical sections
- Sleepable RCU(?)

# Why Not Just Use Locks??? Or Atomic Instructions???


	XSer	ve	IBM PO	WER
CPUs	2x 2.0 GHz Po	werPC® G5	8x 1.45 GHz P	OWER4+™
	Nanoseconds	Cycles	Nanoseconds	Cycles
Fence	78	156	76	110
cmpxchg	52	104	59	86
Lock Round Trip	231	462	243	352

- Atomic instructions and memory barriers are expensive...
- And are required for locks, which also impose deadlock, latency, ...
- RCU allows readers to avoid these expensive instructions.
- (Yes, one can just make *all* instructions expensive, but... Realtime???)


- RCU is most often used as reader-writer lock
  - With very low-overhead (deterministic) readers
    - For non-CONFIG\_PREEMPT:
    - #define rcu\_read\_lock()
    - #define rcu\_read\_unlock()
  - But readers run concurrently with writers
  - Writers must retain old versions: avoid trashing readers



- RCU is an API, with multiple implementations
  - rcu\_read\_lock() and rcu\_read\_unlock()
  - synchronize\_rcu() and call\_rcu()
  - rcu\_assign\_pointer() and rcu\_dereference()
  - (There are ~20 additional non-core members of the RCU API)



- Multiple RCU implementations
  - "Classic RCU" leverages context switches
    - RCU read-side critical sections not permitted to block
    - Therefore, context switch means all RCU readers on that CPU done
    - Once all CPUs context-switch, all prior RCU readers are done
  - Realtime RCU implementations presented on later slides



# RCU and Reader-Writer Locking

```
1 int search(long key, int *result)
                                         1 int search(long key, int *result)
 2 {
     struct list head *lp;
                                              struct list head *lp;
     struct el *p;
                                              struct el *p;
 6
     read lock();
                                              rcu read lock();
                                             list for each entry rcu(p, head, lp) {
     list for each entry(p, head, lp) { 7
                                                if^{-}(p-)key == key) {
       if (p->key == key) {
         *result = p->data;
                                                  *result = p->data;
10
         read unlock();
                                                  rcu read unlock();
                                                  return 1:
11
         return 1;
12
                                         12
13
                                         13
14 read unlock();
                                             rcu read unlock();
                                              return 0;
15
     return 0;
                                        15
16 }
                                        16 }
```

# RCU and Reader-Writer Locking

```
1 int delete(long key)
                                          1 int delete (long key)
 2 {
     struct el *p;
                                              struct el *p;
     write lock(&listmutex);
                                              spin lock(&listmutex);
     list for each entry(p, head, lp) {
                                              list for each entry(p, head, lp) {
       if (p->key == key) {
                                                if (p->key == key)
         list del(&p->list);
                                                   list del rcu(&p->list);
         write unlock(&listmutex);
                                                   spin unlock(&listmutex);
                                         10
                                                  synchronize rcu();
         kfree(p);
10
                                                  kfree(p);
11
         return 1;
                                         12
                                                  return 1;
12
                                         13
13
     write unlock(&listmutex);
                                              spin unlock(&listmutex);
14
     return 0;
                                         16
                                              return 0;
16 }
                                         17 }
```

But note that RCU allows search and delete to run concurrently! Not all algorithms permit this: in theory can transform, but hurts performance.

### Other Uses for RCU

- Determine when all pre-existing SMIs/NMIs have completed
- Determine when all pre-existing irq handlers have completed
  - But -rt version of this needs work
  - Because -rt's irq handlers can be preempted
    - Thomas Gleixner has a fix for this
- Determine when all current readers have detected a change in mode
  - SRCU uses synchronize\_sched() in this way
- Force each CPU to execute an smp\_mb()
  - SRCU uses synchronize\_sched() in this way

- What are realtime's requirements on RCU?
  - Reliable
  - Callable from IRQ
  - Preemptible read side
  - Small memory footprint
  - Synchronization-free read side
  - Independent of memory blocks
  - Freely nestable read side
  - Unconditional read-to-write upgrade
  - Compatible API
- Italics == trouble for Classic RCU
  - Because it suppresses preemption.
    - Which is really bad for realtime scheduling latency!!!
  - But otherwise you get limitless grace periods: OOM!!!

<ul> <li>Key:</li> <li>"n": undesireable</li> <li>"N": disqualifies from some situations</li> <li>"X": immediate and total disqualification</li> </ul>	Reliable	Callable From IRQ	Preemptible Read Side	Small Memory Footprint	Sync-Free Reads	Indpt of Memory Blocks	Nestable Read Side	Uncond R-W Upgrade	Compatible API
Classic RCU			N	Ζ					
rcu-preempt patch (ca. 2002)				X	Ν				
Jim Houston Patch			N		Z				
Reader-Writer Locking					Ν		X	Z	n
Unconditional Hazard Pointers				X	n	Z			
Hazard Pointers: Failure				n	n	Ν			Χ
Hazard Pointers: Panic	X			n	n	Z			
Hazard Pointers: Blocking		Χ		n	n	Z			
Per-Object Reference Counters				Ν	n	N			
rcu_donereference()					n	Ν			X
Lock-Based Deferred Free					N				
Read-Side Counter GP Suppression				N	n				
2.6.17-rt7 RCU					n				

- The rest of this presentation looks at ways of improving 2.6.17-rt5 RCU
  - Reduce read-side overhead
  - Improve grace-period detection scalability
  - Improve callback throughput/latency
  - Lower per-structure memory overhead
  - Boost priority of RCU read-side critical sections
    - For example, when preempted or waiting on a lock

## Realtime Read-Side Overhead

#### Realtime Read-Side Overhead

- -rt: atomic instructions and memory barriers
- optatomic: no atomics if no preemption
- optmb: no memory barriers if no preemption
- nonatomic: never atomic or memory barriers
  - Still working on stability and on performance
- For comparison: CONFIG\_PREEMPT and non-CONFIG\_PREEMPT

#### Realtime RCU Counters

	Previous Count	Current Count	Task A
CPU 0	0	1	Task B
CPU 1 CPU 2	0	0	Task C
CPU 3	0	1	Task D
			Tusk D

Each task references the counter that it incremented in rcu\_read\_lock(), allowing rcu\_read\_unlock() to decrement it (or them).

Each task keeps a counter of rcu\_read\_lock() nesting, so that only outermost rcu\_read\_lock() and rcu\_read\_unlock() access per-CPU counters

	<b>Previous Count</b>	<b>Current Count</b>
CPU 0	0	0
CPU 1	0	0
CPU 2	0	0
CPU 3	0	0

Task A
Task B


Task C

Task D

Initial state.

	Previous Count	Current Count	Task A
CPU 0	0	0	Task B
CPU 1	0	1	
CPU 2	0	0	Task C
CPU 3	0	0	
	'		Task D

Task A rcu\_read\_lock().



Task D rcu read lock().

	Previous Count	Current Count	Task A
CPU 0	0	0	Task B
CPU 1	1	0	
CPU 2	0	0	Task C
CPU 3	1	0	
			Task D

Task C synchronize\_rcu() entry: Counters "flip", or reverse roles.

	Previous Count	Current Count	Task A
CPU 0	0	1	Task B
CPU 1	1	0	
CPU 2	0	0	Task C
CPU 3	1	0	
			Task D

Task B rcu\_read\_lock().

	Previous Count	Current Count	Task A
CPU 0	0		Task B
CPU 1	1	0	
CPU 2	0	0	Task C
CPU 3	0	0	
			Task D

Task D rcu\_read\_unlock().

	Previous Count	Current Count	Task A
CPU 0	0	1	Task B
CPU 1	0	<u> </u>	
CPU 2	0	<u> </u>	Task C
CPU 3	0	0	
			Task D

Task A rcu\_read\_unlock(), Task C synchronize\_rcu() returns.

	Previous Count	Current Count
CPU 0	0	0
CPU 1	0	0
CPU 2	0	0
CPU 3	0	0

Task A

Task B

Task C

Task D

Task B rcu read unlock().

But what issues are we failing to consider?

#### Other Realtime RCU Issues

- Memory barriers!
- Concurrent rcu\_read\_lock() and synchronize\_rcu()
  - What if counter-roles flip races with increment?
- Concurrent rcu\_read\_lock() and earlier
   rcu\_read\_unlock() that is now on other CPU?
- IRQ handler doing rcu\_read\_lock() after interrupting RCU read-side critical section?
- And so on...

# 2.6.17-rt5 rcu\_read\_lock()

```
1 void rcu read lock(void)
 2 {
    int flipctr;
 3
     unsigned long oldirg;
 5
 6
     local irg save (oldirg);
     if (current->rcu read lock nesting++ == 0) {
 8
       flipctr = rcu ctrlblk.completed & 0x1;
 9
       smp read barrier depends();
10
       current->rcu flipctr1 = &( get cpu var(rcu flipctr)[flipctr]);
11
       atomic inc(current->rcu flipctr1);
12
       smp mb after atomic inc(); /* might optimize out... */
13
       if (unlikely(flipctr != (rcu ctrlblk.completed & 0x1))) {
14
         current->rcu flipctr2 =
15
           & ( get cpu var(rcu flipctr)[!flipctr]);
16
         atomic inc(current->rcu flipctr2);
17
         smp mb after atomic inc(); /* might optimize out... */
18
19
20
     local irg restore (oldirg);
21 }
```

# 2.6.17-rt5 rcu\_read\_unlock()

```
1 void
 2 rcu read unlock (void)
 3 {
     unsigned long oldirg;
 5
     local irq save(oldirq);
     if (--current->rcu read lock nesting == 0) {
       smp mb before atomic dec();
       atomic dec(current->rcu flipctr1);
10
       current->rcu flipctr1 = NULL;
11
       if (unlikely(current->rcu flipctr2 != NULL)) {
12
         atomic dec(current->rcu flipctr2);
13
         current->rcu flipctr2 = NULL;
14
15
16
     local irg restore(oldirg);
17 }
```

#### 2.6.17-rt5 RCU Read Side

- 172 ns on 700 MHz i386: could do better.
  - Atomic operations and memory barriers!!!
- But both rcu\_read\_lock() and rcu\_read\_unlock() disable preemption.
  - If rcu\_read\_lock() sees zero in its CPU's current counter, no one else can possibly change it.
  - If rcu\_read\_unlock() sees a value of one in a counter that it is to decrement, no one else can possibly change it.
- Optimization: Don't use atomic operations in this case.

# "optatomic" rcu\_read\_lock()


```
1 void
 2 rcu read lock (void)
 3 {
     int flipctr;
     unsigned long oldirg;
 7
     local irg save (oldirg);
 8
     if (current->rcu read lock nesting++ == 0) {
 9
       flipctr = rcu ctrlblk.completed & 0x1;
10
       smp read barrier depends();
       current->rcu_flipctr1 = &( get cpu var(rcu flipctr)[flipctr]);
11
12
       current->rcu read lock cpu = smp processor id();
13
       if (atomic read(current->rcu flipctr1) == 0) {
         atomic set(current->rcu flipctr1,
14
15
              atomic read(current->rcu flipctr1) + 1);
16
         smp mb();
17
      } else {
18
         atomic inc(current->rcu flipctr1);
         smp mb after atomic inc(); /* will optimize out... */
19
20
21
       if (unlikely(flipctr != (rcu ctrlblk.completed & 0x1))) {
22
         current->rcu flipctr2 =
23
           & ( get cpu var(rcu flipctr)[!flipctr]);
24
         atomic inc(current->rcu flipctr2);
25
         smp mb after atomic inc(); /* might optimize out... */
26
27
28
     local irg restore(oldirg);
29 }
```

# "optatomic" rcu\_read\_unlock()

```
1 void
 2 rcu read unlock(void)
 3 {
     unsigned long oldirg;
 5
 6
     local irg save(oldirg);
7
     if (--current->rcu read lock nesting == 0) {
       if ((atomic read(current->rcu flipctr1) == 1) &&
9
           (current->rcu read lock cpu == smp processor id())) {
10
         smp mb();
11
         atomic set(current->rcu flipctr1,
12
              atomic read(current->rcu flipctr1) - 1);
13
      } else {
14
         smp mb before atomic dec();
15
         atomic dec(current->rcu flipctr1);
16
17
       current->rcu flipctr1 = NULL;
18
       if (unlikely(current->rcu flipctr2 != NULL)) {
19
         atomic dec(current->rcu flipctr2);
20
         current->rcu flipctr2 = NULL;
21
22
23
     local irg restore (oldirg);
24 }
```


## "optatomic" Read Side

- 232 ns on 700 MHz i386: got worse!!!
  - Because i386 memory barriers are atomics...
- Really need to get rid of the memory barriers
  - Because most are unneeded anyway!
  - Incorporate into grace-period processing...



# "optatomic" Update Side

- Associate the required memory barriers with grace-period processing
  - Less common than read-side critical sections
  - Gross simplifications in diagram below



# "optmb" rcu\_read\_lock()

```
1 void rcu read lock(void)
 2 {
     int flipctr;
     unsigned long oldirg;
     local irg save (oldirg);
     if (current->rcu read lock nesting++ == 0) {
 8
       flipctr = rcu ctrlblk.completed & 0x1;
 9
       smp read barrier depends();
10
       current->rcu flipctr1 = &( get cpu var(rcu flipctr)[flipctr]);
       current->rcu read lock cpu = smp processor id();
11
12
       if (atomic read(current->rcu flipctr1) == 0) {
13
         atomic set(current->rcu flipctr1,
14
              atomic read(current->rcu flipctr1) + 1);
15
       } else {
16
         atomic inc(current->rcu flipctr1);
17
18
       if (unlikely(flipctr != (rcu ctrlblk.completed & 0x1))) {
19
         current->rcu flipctr2 =
20
           & ( get cpu var(rcu flipctr)[!flipctr]);
21
         /* Can again optimize to non-atomic on fastpath. */
22
         atomic inc(current->rcu flipctr2);
2.3
2.4
25
     local irg restore (oldirg);
26
```

# "optmb" rcu\_read\_unlock()

```
1 void rcu read unlock (void)
 2 {
 3
     unsigned long oldirg;
     local irq save (oldirq);
     if (--current->rcu read lock nesting == 0) {
       if ((atomic read(current->rcu flipctr1) == 1) &&
 8
            (current - > rcu read lock cpu == smp processor id())) {
 9
         atomic set(current->rcu flipctr1,
              atomic read(current->rcu flipctr1) - 1);
10
11
         else {
12
         atomic dec(current->rcu flipctr1);
13
14
       current->rcu flipctr1 = NULL;
15
       if (unlikely(current->rcu flipctr2 != NULL)) {
16
         atomic dec(current->rcu flipctr2);
17
         current->rcu flipctr2 = NULL;
18
19
20
     local irg restore (oldirg);
21 }
```

## "optmb" Read Side

- 115 ns on 700 MHz i386: improvement!
- But code path is still long and slow
  - Want to get rid of all mb()s and atomics from read-side primitives
  - Use nested grace periods to simplify read-side!
    - After flipping the roles of the counters, wait until all CPUs acknowledge the flip: eliminate races
      - A nested grace period
    - Retain memory barriers in grace-period handling
      - But grace period now becomes "fuzzy"
      - Must wait for two grace periods rather than one

## "nonatomic" rcu\_read\_lock()

```
1 void rcu read lock(void)
 2 {
 3
    int idx;
    int nesting;
    unsigned long oldirg;
     local irq save (oldirq);
    nesting = current->rcu read lock nesting;
8
    if (nesting != 0) {
      current->rcu read lock nesting = nesting + 1;
10
11
    } else {
12
      idx = rcu ctrlblk.completed & 0x1;
13
      smp read barrier depends();
    barrier();
14
15
      get cpu var(rcu flipctr)[idx]++;
    barrier();
16
17
     current->rcu read lock nesting = nesting + 1;
    barrier();
18
19
     current->rcu flipctr idx = idx;
20
     local irq restore(oldirq);
21
22 }
```

Note: handles rcu\_read\_lock() from within NMI/SMI handlers

## "nonatomic" rcu\_read\_unlock()

```
1 void rcu read unlock (void)
 2 {
    int idx;
 4 int nesting;
    unsigned long oldirg;
    local irg save (oldirg);
8
    nesting = current->rcu read lock nesting;
     if (nesting > 1) {
9
    current->rcu read lock nesting = nesting - 1;
10
    } else {
11
    idx = current->rcu flipctr idx;
12
      smp read barrier depends();
13
14
    barrier();
15
    current->rcu read lock nesting = nesting - 1;
16
    barrier();
      __get_cpu_var(rcu_flipctr)[idx]--;
17
18
19
     local irq restore(oldirg);
20 }
```

#### "nonatomic" Read Side

- 94 ns on 700 MHz i386: much better!
  - But still a factor of nine slower than CONFIG\_PREEMPT implementation of RCU...
- Next steps:
  - Integrate CPU hotplug, need that now...
  - Get rid of the interrupt disabling: major source of overhead at the moment
  - And maybe get rid of preemption disabling as well, though this might not be possible
    - Would like to dump the task-local increment, but it is needed in order to priority-boost RCU read-side tasks
    - Might be able to fold into priority disabling...

#### Realtime Read-Side Overhead

Kernel	n	ns	Std
2.6.15-rt16	92	172.02	0.22
2.6.15-rt16 optatomic	131	232.06	0.35
2.6.15-rt16 optmb	84	115.09	0.08
2.6.15-rt16 nonatomic	20	93.89	0.16
2.6.15 CONFIG_PREEMPT	393	10.87	0.06
2.6.15 non-CONFIG_PREEMPT	61	0.63	0.06

- Good news: well over halfway to CONFIG\_PREEMPT.
- Bad news: almost an order of magnitude still to go.
- May be able to reduce further by removing local\_irq\_disable().


# RCU Callback Throughput and Latency

## RCU Callback Throughput and Latency

- Callback scheduling priority and batching
- SLAB DESTROY BY RCU
  - Example: Christoph Lameter's struct-file patch
    - Greatly reduces the number of call\_rcu() invocations
    - But requires read-side checks
- Self-limiting updates:
  - limiting number of call\_rcu()s in flight
  - limiting update rate
  - update by trusted person
  - call\_rcu\_bh()
  - synchronize\_rcu()

- Some people want to use Linux 2.6 kernels on extremely small systems.
  - 2 MB (yes, *megabytes*) of physical memory.
  - The 8-byte overhead of struct rcu\_head is a concern for these small systems.
  - Can we make things better for Linux on tiny embedded systems?

- Possible approaches:
  - 1.Use synchronize\_rcu() rather than call\_rcu()
    - gives self-limiting property to updates
    - but can result in update bottleneck
  - 2.Use "union" to hide rcu head overhead
    - must union with fields that are not used after removal
    - great when it works, but not always possible
  - 3. Shrink rcu\_head structure by mapping functions
    - works on small machines (<16 MB RAM)</li>
      - limits the number of RCU callback functions
      - only saves half of the rcu\_head
      - requires a table to map function index to pointer (see next slide)




- The first two seem preferable:
  - Use of synchronize\_rcu() and the union save eight bytes rather than just four
  - They don't limit the addressing or the number of callback function
- But people interested in extremely small systems might wish to experiment with the squeezed-down struct rcu\_head

## RCU Read-Side Priority Boost

#### **RCU Read-Side Priority Boost**

- Problem: RCU read-side critical sections can be preempted by CPU-bound realtime tasks
  - Halts grace periods, results in OOM



## RCU Read-Side Priority Boost

- "Correct" solution: Don't code realtime tasks to be CPU-bound
  - CPU-bound high-priority realtime tasks will prevent any lower-priority realtime tasks from meeting their deadlines
    - Possible exception: tight loop on one CPU, everything else on other CPUs
    - But -rt currently not structured to support this
  - But OOMing in response to a user-level bug is socially irresponsible: tough to debug
- Real solution: allow RCU read-side critical sections to be priority boosted
  - When and how to boost priority?

## When to Boost? How High?

- Nonsensical to boost in rcu\_read\_lock()
  - High overhead
  - Unnecessary in most cases: priority only matters when you are *not* running!
- Usually doesn't make sense to boost nonrealtime tasks to realtime priorities
  - Unless low on memory: error condition
  - Could maintain a list of candidates for a second boost
- Challenge: race between boosting priority and rcu\_read\_unlock()

## Sleepable RCU

## Sleepable RCU

- Problem: RCU read-side sleep forbidden
  - Restricted exceptions in -rt
    - preemption and blocking for mutex, which can in principle be awakened via priority boosting
  - Reason: read-side sleeping can OOM
- Solution: per-subsystem grace periods
  - Each subsystem keeps a "struct srcu\_struct":
    - init\_srcu\_struct(&s), cleanup\_srcu\_struct(&s)
  - Read side must keep track of index:
    - idx = srcu\_read\_lock(&s); ... srcu\_read\_unlock(&s, idx);
  - Update side uses synchronize\_srcu(&s)
  - No call\_srcu() -- self-throttling update enforced
  - Sleeping read side holds up only its own updates

#### **SRCU API**

- void init\_srcu\_struct(struct srcu\_struct \*sp);
- void cleanup\_srcu\_struct(struct srcu\_struct \*sp);
- int srcu\_read\_lock(struct srcu\_struct \*sp);
- void srcu\_read\_unlock(struct srcu\_struct \*sp, int idx);
- void synchronize\_srcu(struct srcu\_struct \*sp);
- long srcu\_batches\_completed(struct srcu\_struct \*sp);

## **SRCU Operation: Trick #1**

- Variables "x" and "y" are initially both zero
- Task A:

```
for (;;) {
        b = y; barrier(); a = x;
        BUG_ON(b == 0 || a == 1);
}
```

Task B:

```
x = 1;
synchronize_sched();
y = 1;
```

Task A's assertion guaranteed not to fire

## **SRCU Operation: Trick #2**

- Variables "x", "y", and "z" are initially both zero
- Task A:

```
for (;;) {
      c = z; barrier(); a = x;
      BUG_ON(c == 0 || a == 1);
```

Task B:

```
x = 1;
synchronize_sched(); /* many smb_mb()s, etc. */
y = 1;
```

Task C:

```
for (;;)

if (y == 1) z == 1;
```

Task A's assertion guaranteed not to fire

## srcu\_read\_lock()

```
1 int srcu read lock(struct srcu struct *sp)
    int idx;
 5 preempt disable();
    idx = sp->completed & 0x1;
    barrier(); /* ensure compiler looks -once- at sp->completed. */
    per cpu ptr(sp->per cpu ref, smp processor id())->c[idx]++;
     srcu barrier(); /* ensure compiler won't misorder critical section. */
10 preempt enable();
11 return idx;
12 }
 1 #ifndef CONFIG PREEMPT
 2 #define srcu barrier() barrier()
 3 #else /* #ifndef CONFIG PREEMPT */
 4 #define srcu barrier()
 5 #endif /* #else #ifndef CONFIG PREEMPT */
```

#### srcu\_read\_unlock()

```
1 void srcu_read_unlock(struct srcu_struct *sp, int idx)
2 {
3    preempt_disable();
4    srcu_barrier();    /* ensure compiler won't misorder critical section. */
5    per_cpu_ptr(sp->per_cpu_ref, smp_processor_id())->c[idx]--;
6    preempt_enable();
7 }
```

## synchronize\_srcu()

```
1 void synchronize srcu(struct srcu struct *sp)
 3
    int idx;
    idx = sp->completed;
    mutex lock(&sp->mutex);
    if ((sp->completed - idx) >= 2) {
      mutex unlock(&sp->mutex);
10
      return;
11
12
     synchronize sched(); /* Force memory barrier on all CPUs. */
13
    idx = sp->completed & 0x1;
14
     sp->completed++;
     synchronize sched(); /* Force memory barrier on all CPUs. */
15
     while (srcu readers active idx(sp, idx))
16
17
       schedule timeout interruptible(1);
     synchronize sched(); /* Force memory barrier on all CPUs. */
18
    mutex unlock(&sp->mutex);
19
20 }
```

#### **Potential Uses of SRCU**

- Notifier chains (see Alan Stern's patch)
- Possible latency fixes for reader-writer semaphores in -rt
- Possible way of waiting for preemptible irq handlers
  - However, there are other ways of fixing this
- But mostly just because people have been asking me for something like this for many more years than I care to admit to!!!

#### Conclusions

- Goal is to converge realtime RCU if at all possible (at least with CONFIG\_PREEMPT)
  - Reduce testing/maintenance burden
- Significant progress possible on reducing struct rcu\_head memory consumption
- SRCU available should there be latency issues with reader-writer semaphores
  - where readers *must* block
- Summary: RCU is still growing and evolving
  - More than a decade after Paul first thought it to be fully mature...

## Legal Statement

- This work represents the view of the authors and does not necessarily represent the view of IBM or Red Hat.
- Linux is a registered trademark of Linus Torvalds.
- IBM, PowerPC, and POWER4+ are trademarks or registered trademarks of International Business Machines Corporation in the United States and/or other countries.
- Other company, product, and service names may be trademarks or service marks of others.